



US006376049B1

(12) **United States Patent**
Asai et al.

(10) Patent No.: **US 6,376,049 B1**
(45) Date of Patent: ***Apr. 23, 2002**

(54) **MULTILAYER PRINTED WIRING BOARD
AND ITS MANUFACTURING METHOD, AND
RESIN COMPOSITION FOR FILLING
THROUGH-HOLE**

(75) Inventors: **Motoo Asai; Kenichi Shimada; Kouta
Noda; Takashi Kariya; Hiroshi
Segawa, all of Ibi-gun (JP)**

(73) Assignee: **Ibiden Co., Ltd., Gifu (JP)**

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-
claimer.

(21) Appl. No.: **09/341,689**

(22) PCT Filed: **Oct. 12, 1990**

(86) PCT No.: **PCT/JP98/04584**

§ 371 Date: **Jul. 23, 1999**

§ 102(e) Date: **Jul. 23, 1999**

(87) PCT Pub. No.: **WO99/20090**

PCT Pub. Date: **Apr. 22, 1999**

(30) **Foreign Application Priority Data**

Oct. 14, 1997	(JP)	9-280499
Dec. 10, 1997	(JP)	9-340180
Dec. 10, 1997	(JP)	9-340182
Mar. 17, 1998	(JP)	10-067065

(51) Int. Cl.⁷ **B32B 3/00**

(52) U.S. Cl. **428/209; 174/250; 174/257;
427/96**

(58) Field of Search **428/209; 174/250,
174/257; 427/96**

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,816,323 A	3/1989	Inoue	428/200
5,346,750 A *	9/1994	Hatakeyama et al.	428/209
5,766,670 A	6/1998	Arlid et al.	427/8
6,010,768 A *	1/2000	Yasue et al.	428/209

FOREIGN PATENT DOCUMENTS

JP	63-66993	3/1988
JP	63-52112	10/1988
JP	1-100996	4/1989
JP	1-143292	6/1989
JP	2-196494	8/1990

(List continued on next page.)

OTHER PUBLICATIONS

English language abstract JP 6-275959.
English language abstract JP 6-302956.
English language abstract JP 5-67670.
English language abstract JP 4-303937.
English language abstract JP 63-52112.

(List continued on next page.)

Primary Examiner—Cathy Lam

(74) *Attorney, Agent, or Firm*—Greenblum & Bernstein,
P.L.C.

(57) **ABSTRACT**

A multilayer printed wiring board is composed of a substrate provided with through-holes, and a wiring board formed on the substrate through the interposition of an interlaminar insulating resin layer, the through-holes having a roughened internal surface and being filled with a filler, an exposed part of the filler in the through-holes being covered with a through-hole-covering conductor layer, and a viahole formed just thereabove being connected to the through-hole-covering conductor layer. Without peeling between the through-holes and the filler, this wiring board has a satisfactory connection reliability between the through-holes and the internal layer circuit and provides a high density wiring.

86 Claims, 8 Drawing Sheets

